CFP last date
20 March 2024
Reseach Article

Intelligent Task Allocation in Multi Core Environment

by Jayanth H, Gurudath A S, Umadevi V
International Journal of Computer Applications
Foundation of Computer Science (FCS), NY, USA
Volume 115 - Number 13
Year of Publication: 2015
Authors: Jayanth H, Gurudath A S, Umadevi V
10.5120/20215-2484

Jayanth H, Gurudath A S, Umadevi V . Intelligent Task Allocation in Multi Core Environment. International Journal of Computer Applications. 115, 13 ( April 2015), 34-39. DOI=10.5120/20215-2484

@article{ 10.5120/20215-2484,
author = { Jayanth H, Gurudath A S, Umadevi V },
title = { Intelligent Task Allocation in Multi Core Environment },
journal = { International Journal of Computer Applications },
issue_date = { April 2015 },
volume = { 115 },
number = { 13 },
month = { April },
year = { 2015 },
issn = { 0975-8887 },
pages = { 34-39 },
numpages = {9},
url = { https://ijcaonline.org/archives/volume115/number13/20215-2484/ },
doi = { 10.5120/20215-2484 },
publisher = {Foundation of Computer Science (FCS), NY, USA},
address = {New York, USA}
}
%0 Journal Article
%1 2024-02-06T22:54:45.812842+05:30
%A Jayanth H
%A Gurudath A S
%A Umadevi V
%T Intelligent Task Allocation in Multi Core Environment
%J International Journal of Computer Applications
%@ 0975-8887
%V 115
%N 13
%P 34-39
%D 2015
%I Foundation of Computer Science (FCS), NY, USA
Abstract

The architectural advancements in desktop computing have made embedded devices in real time applications to adopt multi core architectures. Constrained power availability but ever increasing performance requirements are the main reason for this migration. Failure to allocate tasks to specific cores would result in some tasks running while other tasks in other cores remaining idle. The efficiency of the entire system would decrease and the tasks with higher priority could cause bottlenecks. In this work, we propose a model which could analyze, split and allocate the tasks to cores. The results of the proposed model for a real time automobile application were observed to be effective on multi core architecture.

References
  1. Santosh Kumar Jena and Prof. M. B Srinivas , "On The Suitability of Multi-Core Processing for Embedded Automotive Systems", International Conference on Cyber-Enabled Distributed Computing and Knowledge Discover, pp. 315-322, 2012.
  2. Abhinesh S, Kathiresh M, Neelaveni R,"Analysis of Multi Core Architecture for Automotive Applications", International Conference on Embedded Systems – (ICES 2014),pp. 76-79,2014.
  3. Andersson B, "Static-priority scheduling on multiprocessors", Real-Time Systems Symposium, 2001. (RTSS 2001). Proceedings. 22nd IEEE, pp. 193-202, 2001
  4. Kun-Ming Yu, Shu-Hao Wu, "An Efficient Load Balancing Multi-core Frequent Patterns Mining Algorithm", 2011 International Joint Conference of IEEE TrustCom, pp. 1408-1412, 2011.
  5. La´ercioL. Pilla, Philippe O. A. Navaux, Grande do Sul,Porto Alegre, Christiane P Ribeiro, PierreCoucheney, FrancoisBroquedis, BrunoGaujal, Jean-Franc¸ oisM´ehaut, "Asymptotically Optimal Load Balancing for Hierarchical Multi-Core Systems", 2012 IEEE 18th International Conference on Parallel and Distributed Systems, pp. 236-243, 2012.
  6. Yashavant P. Kanetkar, Data Structures Through C, BPB Publications,pp. 351-394, 2011.
  7. Memory Comparison specifications , URL: http://www. sisoftware. net/?d=qa&f=gpu_mem_latency&l=en&a= [Online accessed in June 2014].
  8. Jung Ho Bae, Heung Seok Chae, "An automatic Approach to generating State Diagram from Contract-Based Class", Engineering of Computer Based Systems, 2009. ECBS 2009. 16th Annual IEEE International Conference and Workshop on the, pp. 323-331,2009.
  9. Michael Huth and Mark Ryan, Logic in Computer Science Modelling and Reasoning about Systems,pp. 172-203 2011.
  10. Andrew S Tanenbaum, Wetherall, Computer Networks, Prentice Hall,pp. 211-228, 4th edition.
Index Terms

Computer Science
Information Sciences

Keywords

Cores Symbolic Model Verifier Scheduler.