The week's pick
Reseach Article
Comparative Analysis of Low Power 1-Bit CMOS Full Adder at 45 nm Technology
| International Journal of Computer Applications |
| Foundation of Computer Science (FCS), NY, USA |
| Volume 113 - Number 19 |
| Year of Publication: 2015 |
| Authors: Bhanu Priya, Randhir Singh |
10.5120/19932-1551
|
Bhanu Priya, Randhir Singh . Comparative Analysis of Low Power 1-Bit CMOS Full Adder at 45 nm Technology. International Journal of Computer Applications. 113, 19 ( March 2015), 8-11. DOI=10.5120/19932-1551
Abstract
Design and simulation of conventional CMOS full adder using 45nm technology at specified node has been presented here. This research work shows comparison about post layout simulations of designed low power CMOS full adder. It also explains about performance analysis of optimized low power CMOS full adder at different loads. This design has achieved 63. 11nW active power consumption with propagation delay of 0. 254ns and having leakage current of 0. 798nA at the supply voltage of 0. 7V. Cadence's virtuoso tool has been used for circuit design.
References
- Raju Gupta. ; Satya Prakash Pandey. ; , " Comparative Analysis and Optimization of Active Power and Delay of 1-Bit Full Adder at 45 nm Technology", IEEE conference on Engineering and Systems (SCES), 2013 pp. 1-5, 12-14 April 2013.
- Deepa Sinha. ; Tripti Sharma. ; , "Design and Analysis of Low Power 1-bit Full Adder Cell," 3rd International Conference on Electronics Computer Technology (ICECT), IEEE vol. , no 2. , pp. 303 – 305, 8-10 April 2011.
- Hamid Reza Naghizadeh. ; Mohammad Sarvghad. ; , "Design of Two High Performance 1-Bit CMOS Full Adder Cells" , International Journal of Computing and Digital Systems , vol. , no 1. , pp. 47 – 52, 2013.
- Subodh Wairya, , Rajendra Kumar Nagaria, , Sudarshan Tiwari, "New Design methodologies for high-speed mixed-mode CMOS full sdder circuits ", International Journal of VLSI design & Communication Systems (VLSICS) Vol. 2, No. 2, June 2011.
- Keivan Navi. ; Omid Kavehei. ; , " Low-Power and High-Performance 1-Bit CMOS Full- Adder Cell " , Journal of Computers, Vol. 3, No. 2, February 2008.
- Yingtao Jiang. ; Abdulkarim. ; , "A Novel Multiplexer Based Low-Power Full Adder" , IEEE Transactions On Circuits and Systems , vol. ,no 51, no. 7, July 2004.
- Shipra Mishra. ; Shelendra Singh Tomar. ; , "Design Low Power lOT Full Adder Using Process and Circuit Techniques" , 7th International Conference on Intelligent Systems and Control (ISCO), pp. 325-328, 4-5 Jan 2013.
- Yi Wei . ; Ji-zhong Shen. ; , "Design of a novel low power 8-transistor 1-bit full adder cell" , Journal of Zhejiang University SCIENCE C, vol. , no. 12, Issue 7, pp 604-607, July 2011.
- K. Yano et al. , " A 3. 8-ns CMOS 16×16 multiplier using complementary pass transistor logic", IEEE. J . Solid State Circuits. Vol. SC-19, pp. 468-473, Aug 1984.
- Nikkei et al. , "Low Power CAD: Trends and Challenges", Nikkei Business Publications Inc. , October 1994.
- Jose Monterio et al. , " Optimization of Combinational and sequential Logic Circuits for Low Power using pre Computation", IEEE conference, 1995.
- Veendrick, Harry J M, "Short-circuit dissipation of static CMOS circuitry and its impact on the design of buffer circuits," IEEE Journal of Solid-State Circuits, vol. 19, no. 4, pp. 468,473, Aug 1984.
- Preeti Ranjan Panda, Aviral Shrivastasa, B. V. N. Silpa, Krishnaiah Gummidipudi "Power-efficient system design" Springer, Edition 2010.
- Choi, Y. K. , Ha, D. , King, T. J. , Bokor, J. : "Investigation of gate-induced drain leakage (GIDL) current in thin body devices: single-gate ultra-thin body, symmetrical double-gate, and asymmetrical double-gate MOSFETS". Japan Journal of Applied Physics part I pp. 2073–2076 2003.
- Chandrakasan, A. P. ; Sheng, S. ; Brodersen, R. W. , "Low-power CMOS digital design," IEEE Journal of Solid-State Circuits, vol. 27, no. 4, pp. 473,484, Apr 1992.
Index Terms
Keywords