CFP last date
20 December 2024
Reseach Article

Nano Scale Low Power Chopper Amplifier using Cascode and Miller Compensation Nutrilization in 45 nm CMOS

by Lavlesh Sharma, Shyam Akashe
International Journal of Computer Applications
Foundation of Computer Science (FCS), NY, USA
Volume 112 - Number 3
Year of Publication: 2015
Authors: Lavlesh Sharma, Shyam Akashe
10.5120/19650-1251

Lavlesh Sharma, Shyam Akashe . Nano Scale Low Power Chopper Amplifier using Cascode and Miller Compensation Nutrilization in 45 nm CMOS. International Journal of Computer Applications. 112, 3 ( February 2015), 41-45. DOI=10.5120/19650-1251

@article{ 10.5120/19650-1251,
author = { Lavlesh Sharma, Shyam Akashe },
title = { Nano Scale Low Power Chopper Amplifier using Cascode and Miller Compensation Nutrilization in 45 nm CMOS },
journal = { International Journal of Computer Applications },
issue_date = { February 2015 },
volume = { 112 },
number = { 3 },
month = { February },
year = { 2015 },
issn = { 0975-8887 },
pages = { 41-45 },
numpages = {9},
url = { https://ijcaonline.org/archives/volume112/number3/19650-1251/ },
doi = { 10.5120/19650-1251 },
publisher = {Foundation of Computer Science (FCS), NY, USA},
address = {New York, USA}
}
%0 Journal Article
%1 2024-02-06T22:48:30.699177+05:30
%A Lavlesh Sharma
%A Shyam Akashe
%T Nano Scale Low Power Chopper Amplifier using Cascode and Miller Compensation Nutrilization in 45 nm CMOS
%J International Journal of Computer Applications
%@ 0975-8887
%V 112
%N 3
%P 41-45
%D 2015
%I Foundation of Computer Science (FCS), NY, USA
Abstract

In this paper, reduced power consumption, low-noise CMOS amplifier using chopper technique is designed, chopper-equalized amplifier had been used as a front end of a voltage-to-frequency converter instrument which performs pretty well, and they were meeting just about every specification, but they had a problem with undesired and unpleasant little offset shifts and jumps. Trying to solve this problem of the jumpy offset, Chopping technique proved to be an efficient approach to decrease the low-frequency offset and 1/f noise of amplifiers. The chopper amplifier consist of combination of two-stage amplifier . The first stage is by the introduction of cascade amplifier produces high output impedance to the amplifier and the equivalent Miller capacitance of the second stage amplifier constitute to reduce the modulating noise by introduction of low pass filter in a attainable objective to gain the required Performa, so the chopper amplifier need low-pass filter, which can decrease the power consumption. The circuit of the proposed chopper amplifier is designed and simulated with cadence 45nm CMOS process and at a supply voltage 0. 7V. Simulation results shows that the equivalent input noise is 23nV/ Hz at 100 Hz and the power consumption is 102 Watt.

References
  1. M. S. J. Steyaertl. "A Micropower Low-Noise Monolithic Instrumentation Amplifier for Medical Purposes," IEEE Journal Solid State Circuits, vol. 22, no. 12, pp. 1163-1168, 1987.
  2. C. Menolfi and Q. Huang. "A Fully Integrated, Untrimmed CMOS Instrumentation Amplifier with Submicrovolt Offset," IEEE Journal Solid State Circuits, vol. 34, no. 3, pp. 415-420, Mar. 1999.
  3. Ng. K. A and Chan P. K. . "A CMOS Analog Front-end IC for Port-able EEG/ECG Monitoring Applications,". IEEE Transactions on Circuits and Systems I: Regular Papers, vol 52, no. 11, pp. 2335-2347, 2005.
  4. Witte J. F, Makinwa,K. A. A, and Huijsing, J. H. "A CMOS Chopper Offset-Stabilized Opamp,". IEEE Journal of Solid-State Circuits, vol. 42, no. 7, pp. 1529-1535, 2007.
  5. Enz, C. C and Temes,G. C, "Circuit techniques for reducing the effects of op-amp imperfection autozeroing, correlated double sampling, and chopper stabilization," Proc. IEEE, vol. 84, no. 11, pp. 1584-1614, Nov. 1996.
  6. Harrison, R. R and Charles,C. "A low-power low-noise CMOS Amplifier for neural recording applications," IEEE Journal of Solid-State Circuits, vol. 38, no. 6, pp. 958-965, 2003.
  7. Gray, P. R. , Hurst, P. J. , Lewis, S. H. , Meyer, R. G. , "Analysis and Design of Analog Integrated Circuits," 4th Ed. , John Wiley & Sons, 2001.
  8. Yang H. C. and Allstot, D. J. "An active-feedback cascode current source," IEEE Transaction on Circuits System, vol. 37, no 5, pp. 644-646, May 1990.
  9. Fonderie, J. and Huijsing, J. "Operational amplifier with 1-V rail-to-rail multipath-driven output stage," IEEE J. Solid-State Circuits, vol. 26, pp. 1817–1824, Dec. 1991.
  10. Eschauzier, R and Huijsing, J. "A 100-MHz 100-dB operational am-plifier with multipath nested miller compensation," IEEE J. Solid-State Circuits, vol. 27, pp. 1709–1716, Dec. 1992.
  11. Nicollini,G. and Guardiani, C. "A 3. 3-V 800-nVrms noise, gain-pro-grammable coms microphone preamplifier design using yield modeling technique," IEEE J. Solid-State Circuits, vol. 28, pp. 915–920, Aug. 1993.
  12. Eschauzier, R. and Huijsing, J. " Frequency Compensation Techniques for Low-Power Operational Amplifiers Norwell," MA: Kluwer , 1995.
  13. Cherry, E. "A new result in negative feedback theory, and its applica-tion to audio power amplifiers," Int. J. Circuit Theory, vol. 6, no. 7, pp. 265–288, 1978.
  14. Huijsing, J. and Linebarger, D. "Low-voltage operational amplifier with rail-torail input and output ranges," IEEE J. Solid-State Circuits, vol. SC-20, pp. 1144–1150, Dec. 1985.
  15. Op'T Eynde, F. N. L Ampe, P. F. M. Verdeyen,L. and Sansen,W. "A CMOS large-swing low-distortion three-stage class AB power amplifier," IEEE Journal on Solid-State Circuits, vol. 25, pp. 265–273, Feb. 1990.
Index Terms

Computer Science
Information Sciences

Keywords

Chopper amplifier low-noise equivalent input noise low-pass filter.