The week's pick
Random Articles
Reseach Article
Subword Partition based Data Driven Clock Gating Scheme for Low Power VLSI Design
| International Journal of Computer Applications |
| Foundation of Computer Science (FCS), NY, USA |
| Volume 108 - Number 14 |
| Year of Publication: 2014 |
| Authors: A. Ranganayakulu, K. Satyaprasad |
10.5120/18982-0419
|
A. Ranganayakulu, K. Satyaprasad . Subword Partition based Data Driven Clock Gating Scheme for Low Power VLSI Design. International Journal of Computer Applications. 108, 14 ( December 2014), 29-34. DOI=10.5120/18982-0419
Abstract
The low power optimization has been major concern in VLSI design from last two decades. The work presented here analyzes various clock gating based power optimization techniques in the context of digital signal processing applications. The clock gating based techniques with architecture level optimization possibilities are discussed. A novel method for data specific clock gating based on subword partition is developed and same is verified on Transposed FIR filter structure. The generic VHDL models of subword datapath based FIR architectures are used along with Xilinx Vivado power and performance analysis tools for validation. The results show power optimization upto 47% for narrowband input signal conditions on Virtex-6 Lx240T FPGA. The research shows a promising direction of power optimization technique, which can be used for wide range of signal processing applications.
References
- Michael Keating, Robert Aitken, Kaijian Shi, David Flynn and Alan Gibbons, "Low Power Methodology Manual For System-on-Chip Design" , Springer science business media, e-ISBN 978-0-387-71819-4, 2007.
- V. G. Oklobdzija, Digital System Clocking – High-Performance and Low-Power Aspects. New York, NY, USA: Wiley, 2003
- Wimer, S. ; Albahari, A, "A Look-Ahead Clock Gating Based on Auto-Gated Flip-Flops," Circuits and Systems I: Regular Papers, IEEE Transactions on , vol. 61, no. 5, pp. 1465,1472, May 2014 doi: 10. 1109/TCSI. 2013. 2289404.
- D. Brooks, P. Bose, S. Schuster, H. Jacobson, P. Kudva, A. Buyuktosunoglu, V. Zyuban, M. Gupta, and P. Gook, "Power-aware micro architecture: design and modeling challenges for next-generation microprocessors," in IEEE Micro, vol. 20, no. 6, pp. 26-44, Nov. -Dec. 2010.
- W. Shen, Y. Cai, X. Hong, and J. Hu, "Activity and register placement aware gated clock network design," in Proc. ISPD, 2008, pp. 182–189.
- Synopsys Design Compiler, www. synopsys. com
- "FPGA-Based Prototyping Methodology Manual. " Synopsys, Inc. All rights reserved, 2011.
- M. Pedram and A. Abdollahi, Low-power RT-level synthesis techniques: a tutorial, Computers and Digital Techniques, IEE Proceedings, Volume 152, Issue 3, Page(s):333 ? 343, 6 May 2005.
- L. Li and K. Choi, Selective clock gating by using wasting toggle rate, Electro/Information Technology, 2009. eit '09. IEEE International Conference, page(s): 399-404.
- T. Lang, E. Musoll, and J. Cortadella. Individual flip-flops with gated clocks for low power datapaths. IEEE TCAS-II: Analog and Digital Signal Processing, 44(6), 1997.
- A. Bonanno, A. Bocca, A. Macii, E. Macii. , and M. Poncino. Data driven clock gating for digital filters. Integrated Circuit and System Design Power and Timing Modeling, Optimization and Simualtion.
- L. Li and K. Choi, Activity-driven optimized bus-specific-clock- Gating for ultra-low-power smart space applications, IET Commun. , 2011, Vol. 5, Iss. 17, pp. 2501–2508.
- W. Wang, Y. C. Tsao, K. Choi, S. Park, M. K. Chung, Pipeline power reduction through single comparator-based clock gating, SoC Design Conference (ISOCC), 2009 International , page(s): 480-483.
- L. Aksoy, C. Lazzari, E. Costa, P. Flores, and J. Monteiro, "Design of digit-serial FIR ?lters: Algorithms, architectures, and a CAD tool," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 21, no. 3,pp. 498–511,Mar. 2013.
Index Terms
Keywords