CFP last date
20 December 2024
Reseach Article

A Significance of VLSI Techniques for Low Power Real Time Systems

by Santosh Chede, Kishore Kulat, Rajesh Thakare
International Journal of Computer Applications
Foundation of Computer Science (FCS), NY, USA
Volume 1 - Number 22
Year of Publication: 2010
Authors: Santosh Chede, Kishore Kulat, Rajesh Thakare
10.5120/437-666

Santosh Chede, Kishore Kulat, Rajesh Thakare . A Significance of VLSI Techniques for Low Power Real Time Systems. International Journal of Computer Applications. 1, 22 ( February 2010), 86-91. DOI=10.5120/437-666

@article{ 10.5120/437-666,
author = { Santosh Chede, Kishore Kulat, Rajesh Thakare },
title = { A Significance of VLSI Techniques for Low Power Real Time Systems },
journal = { International Journal of Computer Applications },
issue_date = { February 2010 },
volume = { 1 },
number = { 22 },
month = { February },
year = { 2010 },
issn = { 0975-8887 },
pages = { 86-91 },
numpages = {9},
url = { https://ijcaonline.org/archives/volume1/number22/437-666/ },
doi = { 10.5120/437-666 },
publisher = {Foundation of Computer Science (FCS), NY, USA},
address = {New York, USA}
}
%0 Journal Article
%1 2024-02-06T19:47:53.489509+05:30
%A Santosh Chede
%A Kishore Kulat
%A Rajesh Thakare
%T A Significance of VLSI Techniques for Low Power Real Time Systems
%J International Journal of Computer Applications
%@ 0975-8887
%V 1
%N 22
%P 86-91
%D 2010
%I Foundation of Computer Science (FCS), NY, USA
Abstract

In microelectronics design, power consumption, speed of operation, are crucial constraints. Propagation delay of circuit component has an impact on such factors. Pipelining and parallel processing strategies are utilized for desirable propagation delays and hence for clock and throughput variation respectively. To some extent variation in propagation delay is responsible for power consumption reduction. In this paper, pipelining and parallel processing concepts are analyzed with reference to task scheduling in real time system. Power consumption and speed of operation issues of such systems are analyzed.

References
  1. Flavius Gruian, “Hard real time scheduling for low energy using stochastic data and DVS processors,” in proc. of Int. symposium on Low Power Electronics and Design California, USA, 2001, 46-51.
  2. Youngsoo Shin, Kiyoung Choi, Takayasu Sakurai, “Power optimization of real time embedded systems on variable speed processors,” in proc. of IEEE ACM international conference on Computer Aided Design,2000,365-368.
  3. C. M .Krishna, Kang G. Shin, “Real time systems,” Mc Graw Hill international edition 1997, 47-52.
  4. Kamal Raj, “Embedded system”, Tata McGraw Hill.
  5. Santosh Chede, Kishore Kulat “Algorithm to optimize code size and energy consumption in real time embedded system” in international journal of computers (Academy publisher), issue 3, July 2008.
  6. C.M.Krishna, Yann-Hang Lee, “Voltage clock scaling adaptive scheduling techniques for low power in hard real time systems,” IEEE transaction, Computers, Vol.52, No. 12, Dec.2003, 1586-1593.
  7. Keshab Parhi, “VLSI digital signal processing systems,” Wiley India edition, 2007.
  8. Ramesh Mishra, Namrata Rastogi, Dakai Zhu, “Energy aware scheduling for distributed real time systems,” in proc. of Int. symposium on Parallel and Distributed Processing,IPDP-03,Nice,France.
  9. Padmanabhan Pillai, Kang G. Shin, “ Real time dynamic voltage scaling for low power embedded operating system,” in proc. of 18 th ACM symposium on Operating Systems Principles, SOSP,Banff,Canada,2001, 89-102.
  10. Willan Fornaciari, Paolo Gubean, Donatella Sciuto, Cristina Silvano, “Power estimation of embedded systems: A hardware/software codesign approach,” IEEE transaction, Very Large Scale Integration (VLSI) systems, Vol.6, No.2, 1998, 266-275
Index Terms

Computer Science
Information Sciences

Keywords

VLSI power consumption critical path DVS DFS