The week's pick
Reseach Article
Power-Estimation for On-Chip VLSI Distributed RLC Global Interconnect Using Model Order Reduction Technique
| International Journal of Computer Applications |
| Foundation of Computer Science (FCS), NY, USA |
| Volume 1 - Number 14 |
| Year of Publication: 2010 |
| Authors: Rajib Kar, Vikas Maheshwari, Maqbool, Ashis K. Mal, A.K.Bhattacharjee |
10.5120/293-457
|
Rajib Kar, Vikas Maheshwari, Maqbool, Ashis K. Mal, A.K.Bhattacharjee . Power-Estimation for On-Chip VLSI Distributed RLC Global Interconnect Using Model Order Reduction Technique. International Journal of Computer Applications. 1, 14 ( February 2010), 92-97. DOI=10.5120/293-457
Abstract
Power is increasingly becoming the bottleneck for the design of high performance VLSI circuits. It is essential to analyze how the various components of power are likely to scale in the future, thereby identifying the key problematic areas. While most analysis focus on the timing aspects of interconnects, power consumption is also important. In this paper, the power distribution estimation of interconnects is studied using a reduced-order model. The relation between power consumption and the poles and residues of a transfer function is derived, and an appropriate driver model is developed, allowing power consumption to be computed efficiently.
References
- Celik Mustafa, Lawrence Pileggi, Alten Odabasioglu, IC Interconnect Analysis, Kluwer Academic Publishers, 2002
- Shien-Yang Wu, Boon-Khim Liew, Young K.L, Yu C.H, Analysis of Interconnect Delay for 0.18µm Technology and Beyond, Interconnect Technology, IEEE International Conference-1999. Pages: 68 – 70.
- Lee K, On-chip interconnects—Giga Hertz and beyond, in Proc. Int. Interconnect Technology Conf., 1998, pp. 15–17.
- Deutsch, A., et al, When are Transmission-line effects important for on-chip interconnections? , IEEE Transactions on MTT, Oct. 1997, pp .1836-1847.
- Qi X, Kleveland B, Yu Z, Wong S.S, Dutton R.W, and Young T, On-chip inductance modeling of VLSI interconnects, in 2000 IEEE Int. Solid-State Circuits Conf. Dig. Techn. Papers, 2000, pp. 172–73
- Banerjee K, Mehrotra A, Sangiovanni-Vincentelli A, and Hu A, On thermal effects in deep sub-micron VLSI interconnects, in Proc. Design Automat. Conf., June 1999, pp. 885–891
- Shin Y, Sakurai T: Power Distribution Analysis of VLSI Interconnects Using Model Order Reduction. IEEE Tran. Computer Aided Design, Vol 21, pp. 739-745, June 2002.
- Ismail Y.I, Friedman E.G and Neves J.L, Equivalent Elmore delay for RLC trees,. Proceedings of the 36th ACM/IEEE conference on Design automation conference, 1999 pp. 715 - 720
- Pillage L.T and Rohrer R.A, Asymptotic Waveform Evaluation for timing analysis, IEEE Transactions on Computer-Aided Design, Vol. CAD-9, No. 4, pp. 352 - 366, April 1990.
- Shin Youngsoo, Sakurai T, Estimation of power distribution in VLSI interconnects,. Low Power Electronics and Design, International Symposium on, 2001. On page(s): 370-375.
- Cheng C.K, Lillis J, Lin S, and Chang N, Interconnect Analysis and Synthesis, John Wiley & Sons, Inc., 2000.
- Davis J.A and Meindl J.D, Compact distributed RLC interconnect models—Part I: Single line transient, time delay and overshoot expressions, IEEE Trans. Electron Devices, vol. 47, pp. 2068–2077, Nov.2000.
Index Terms
Keywords