The week's pick
Reseach Article
A Novel and Efficient Approach for RC Delay Evaluation of On-chip VLSI Interconnect under Current Mode Signaling Technique
| International Journal of Computer Applications |
| Foundation of Computer Science (FCS), NY, USA |
| Volume 1 - Number 10 |
| Year of Publication: 2010 |
| Authors: R. Kar, K.Ramakrishna, Ashis K. mal, A.K.Bhattacharjee |
10.5120/220-369
|
R. Kar, K.Ramakrishna, Ashis K. mal, A.K.Bhattacharjee . A Novel and Efficient Approach for RC Delay Evaluation of On-chip VLSI Interconnect under Current Mode Signaling Technique. International Journal of Computer Applications. 1, 10 ( February 2010), 64-67. DOI=10.5120/220-369
Abstract
Current-mode signaling significantly increases the bandwidth of on-chip interconnects compared to voltage mode signaling and reduces the overall propagation delay. A delay formula for current mode is necessary for estimation of delay and bandwidth for VLSI systems. In this paper, closed-form expression of delay model based on the effective lumped element resistance and capacitance approximation of distributed RC lines are presented. A new closed-form solution of delay under step input excitation is developed. The usefulness of this solution is that both resistive and capacitive load termination is accurately modeled for use in current mode signaling. Comparison of simulation results with other established models justifies the accuracy of our approach.
References
- Elmore, W.C. , The transient response of damped LineaR Networks with particular regard to wide-band Amplifiers, J. of Applied Physics, Vol. 19, No. 1, pp. 55-63, Jan. 1948
- Rubinstein, J. , Penfield, P. , Horowitz, M. , Signal delay in RC Tree Networks, IEEE Trans. on CAD, Vol 2, No. 3, July , 1993, pp. 202-210.
- Bakoglu, H.B. , Circuits, Interconnections, and Packaging for VLSI, Addison Wesley, 1990.
- Seevinck, E. , van Beers, P. Ontrop, H. , Current-Mode Techniques for High-speed VLSI Circuits with Application to Current Sense Amplifier for CMOS SRAM’s, IEEE J. of Solid-state Circuits, Vol 26, No. 4, April 1991.
- Sakurai, T. , Closed-form expression for interconnection delay, coupling, and cross-talk in VLS1, IEEE Trans. Electron Devices, Vol. 40, pp. 118- 124, Jan. 1993
- Pillage, L.T. , Rohrer, R.A. Asymptotic Wave for Evaluation for Timing Analysis, IEEE Trans. on CAD, Vol. 9, No. 4, April 1990, pp. 352-366.
- Achar, R. , Nakhla, M.S. , Simulation of High-speed Interconnects, Proceedings of the IEEE, Vol. 89, No. 5, May 2001.
- Ho, C.W. , Ruehli, A.E. , Brennan, P.A. , The modified nodal Approach to network analysis, IEEE Trans. Circuits and Systems, Vol. CAS-22, pp. 504- 509, June 1975.
- Mustafa Celik ,Lawrence Pileggi ,Altan Odabasioglu , IC Interconnect Analysis.
- Bashirullah, R. , Liu, W. , Cavin, R. , Delay and power model for current-mode signaling in deep submicronglobal interconnects, Proceedings of IEEE Custom Integrated Circuits Conference, May 2002, pp. 513 -516.
Index Terms
Keywords